

1
2
3
**SYSTEMS AND METHODS
FOR IMPLEMENTING HASH ALGORITHMS**

4 This application claims the benefit of Provisional Application 60/223,316 of Jabari Zakiya
5 filed August 7, 2000 for METHOD FOR IMPLEMENTING THE SECURE HASH ALGORITHM
6 AS A HARDWARE LOGIC GATE, the contents of which are incorporated herein.

7
8 Field of Invention
9

10 This invention relates to the field of data encryption, cryptographic hash algorithms, and
11 more particularly to methods and systems for implementing cryptographic hash algorithms.

12
13 Background of the Invention
14

15 Hash functions are used to compute a unique condensed representation of a message or a
16 data file. An input message of any length $<2^L$ bits is processed to produce a M-bit message digest,
17 or the hash, as the output. A cryptographic hash function is considered secure when it is
18 computationally infeasible to find a message which corresponds to a given hash value, or to find two
19 different messages which produce the same hash. Any change to a message in transit will, with very
20 high probability, result in a different hash, causing the signature verification of that message to fail.

21 This invention describes a method for implementing the computational core of a hash
22 algorithm non-sequentially. It processes an N-bit data block to create a M-bit message digest using
23 only combinatorial logic. Thus, this invention describes a method for implementing hash algorithms
24 which will create a hash for a block of data in one process (clock) cycle and also produce the hash
25 of a Y-block long message in no more than Y process (clock) cycles.

26 The current most widely used hash algorithms are MD5 and the Secure Hash Algorithm
27 (SHA-1), specified by the National Institute of Standards and Technology (NIST) in FIPS 180-1.
28 Newer hashes SHA-256, SHA-384, and SHA-512, have also been specified in FIPS 180-2 by NIST.
29 They differ primarily in the length of the hash value, ranging from 128–512 bits. An application of
30 this invention's methodology herein will primarily focus on implementing these genetically related
31 hashes. However, other hash algorithms, such as the RIPEMD family (also genetically related to
32 the above algorithms), can be similarly decomposed into their generic structures and implemented.

33 A consequence of this invention's design philosophy causes a tradeoff between hardware
34 resources (gates) for clock cycles (time). This enables algorithms to be implemented architecturally
35 in the fastest manner possible. This creates many advantages over sequential devices. First, all
36 external clocking circuitry is eliminated, making systems easier to design with, which use less parts.
37 Thus, physical systems can be made smaller, which use less power and produce less heat, which
38 increases their reliability, resulting in significant reductions in total system costs.

39 Even more important, this invention enables hash algorithms to meet the performance
40 requirements of new Internet broadband rates, cell phones, and other highspeed usages. This will
41 become increasingly important as the requirements for authentication, and the use of digital
42 signatures, expand to meet the needs of e-commerce, secure financial transactions, secure e-mail,
43 and other applications driven by privacy and security concerns.

Objects of the Invention

It is an object of the present invention to create a method to perform hash algorithms as logic gate functions using only combinatorial non-sequential logic.

Another object of the invention is to perform hash algorithms architecturally in the fastest manner.

Still another object of the invention is to create a method to perform hash algorithms which eliminates the need for external clocking circuitry.

A further object of the invention is to minimize a physical system's complexity and parts counts to perform hash algorithms.

Yet another object of the invention is to create the lowest power consuming and heat dissipating architectures for implementing hash function devices.

Still yet another object of the invention is to maximize a hash system's reliability. Another object of the invention is to minimize total system costs to perform hashes.

Still a further object of the invention is to allow hash algorithms to be easily configurable in systems implementing the Digital Signature Standard and other cryptographic protocols.

Still another object of this invention is to produce simple HDL device models which can implement a hash algorithm in FPGA, ASIC, and VLSI designs, using various device technologies.

Summary of the Invention

It is therefore an object of the present invention to describe methods and systems to perform hash algorithms as logic functions comprised totally of non-sequential combinatorial logic. This is achieved through the creation of a non-sequential decomposition of a hash algorithm. This decomposition produces various embodiments of combinatorial logic elements which are simply connected together to perform the algorithm. This enables the creation of an architecture for performing hash algorithms in an extremely simple and fast manner.

Brief Description of the Drawings

The objects, features, and advantages of the present invention will be apparent from the detailed description of the preferred embodiments with references to the following drawings.

FIG. 1 is a block diagram of a generic architecture to perform hash algorithms.

FIG. 2 is a block diagram of the architectural structure for MD5.

FIG. 3 is the generic block structure of the round functions for MD5.

FIG. 4 is a block diagram of the architectural structure for SHA-1.

FIG. 5 is the generic block structure of the round functions for SHA-1.

FIG. 6 is a block diagram of the architectural structure for SHA-256/384/512.

FIG. 7 is the generic block structure of the round functions for SHA-256/384/512..

FIG. 8 lists the renamed nonlinear functions and their round usage.

FIG. 9 is the generic block structure of the multi-hash round functions for MD5/SHA-1.

FIG. 10 is a block diagram of a multi-hash structure to implement both MD5 and SHA-1.

1
2
3
4
5
6
7
Detailed Description

8 Hash algorithms typically involve two stages of processing. The first stage consists of
9 creating message blocks of the required length, based on an algorithm's protocols. This includes
10 performing block padding and inserting the bit count of the message into a block when necessary.
11 The second stage consists of the hash computation. This invention describes methods and systems
12 to perform the hash computation stage for hash algorithms.

13 Fig. 1 is a generic block diagram of a hash algorithm. An N-bit message block **Mi 100** is the
14 input. For MD5 and SHA-1/256, a message block is 512-bits, while for SHA-384/512 its 1024-bits.
15 The output hash value **160** of a message block consists of the values $H_0' - H_m'$. Full hash values range
16 from 4 32-bit values (128-bits) for MD5, 5 32-bit values (160-bits) for SHA-1, 8 32-bit values (256-
17 bits) for SHA-256, 6 64-bit values (384-bits) for SHA-384, and 8 64-bit values(512-bits) for SHA-
18 512. While the hash is used as a contiguous bit value, it is usually produced as separate smaller bit
19 sized words, typically called chaining values.

20 A message is hashed in the following manner. A message of any length $< 2^L$ bits (L is 64
21 or 128 for above hashes) is processed into message blocks of N-bits. Each message block **Mi**
22 undergoes some processing, as shown in **105**, to produce a message schedule **110**, which consists
23 of the values $W_0 - W_{t-1}$. For MD5, this processing consists of merely splitting **Mi** into 16 32-bit
24 words, while for the SHA family of hashes it involves more elaborate processing. These **Wi** are
25 inputs into the round functions **140**.

26 The round functions **140** also have as an input the intermediate hash values. Each **140**
27 produces new intermediate output hash values for the number of rounds specified by the algorithm.
28 The initial hash value **120** ($H_0 - H_m$) is added at **150** to the last round's hash to produce the final
29 hash value **160** for the message block **Mi**. This becomes the new initial hash value **120** for the next
30 message block or the final hash value after the last block. The initial hash value for the first block
31 is specified by the hash algorithm.

32 The round functions **140** perform various arithmetic and logic operations, which may also
33 require the use of specified values other than the intermediate hash values and message schedule
34 values. Also, the internal computational functions and structures will generally not be the same for
35 each round. The rounds typically range from 64 (MD5 and SHA-256) to 80 (SHA-1/384/512).

36 The block structure of Fig. 1 has been traditionally implemented as a sequential clocked
37 network, usually requiring at least as many clock cycles as rounds. This invention implements the
38 structure of Fig. 1 by creating separate instantiations of the round functions and message block
39 processing elements, which are then simply connected together.

40 Fig. 2 shows the generic block structure for MD5. It requires 64 rounds consisting of the
41 four distinct round functions **240-243** (F1-F4), each used for 16 rounds. Message block processing
42 for MD5 consists of splitting **Mi** into 16 32-bit words **210** $W_0 - W_{15}$. For each 16 round group, a
43 different permutation of the **Wi** are inputs into each **Fi**. The initial hash value **255** ($H_0 - H_3$) is used
for the first (or only) block of a message, and becomes the first hash when the system is initialized
for each message. The output HASH **260** is the final hash value for each **Mi** block.

44 Fig. 3 shows a generic structure for the MD5 round functions **240-243**. The input hash is
45 the 4 32-bit chaining values **A-D 301-304** and the output hash is **A'-D' 310-313**. Each round also
46 has 32-bit input words **Wi 305** and constant value **Ki 306**. MD5 specifies a different **Ki** for each

1 round. The value S specifies the number of bits of rotation for the 32-bit left rotate operation **330**.
2 For F1 S = (1, 12, 17, 22), for F2 S = (5, 9, 14, 20), for F3 S = (4, 11, 16, 23) and for F4 S = (6, 10,
3 15, 21). These values are used every fourth round within the 16 round group for each function. The
4 nonlinear function **320** is specified as $f_1(X, Y, Z) = [X \text{ AND } Y] \text{ OR } [\sim X \text{ AND } Z]$ for F1, $f_2(X, Y, Z)$
5 = $[Z \text{ AND } X] \text{ OR } [\sim Z \text{ AND } Y]$ for F2, $f_3(X, Y, Z) = X \text{ XOR } Y \text{ XOR } Z$ for F3, and $f_4(X, Y, Z) = Y \text{ XOR }$
6 $[\sim Z \text{ OR } X]$ for F4. A round also performs 4 32-bit additions **340-343**.

7 Fig. 4 shows the block structure for SHA-1. It performs 80 rounds using the four round
8 functions **440-443**, which are used for 20 rounds each. The message block M_i is, again, first split
9 into 16 32-bit words W_0-W_{15} , where W_0 is the beginning of a message block. These W_i are used
10 to create 64 more W_i defined as: for $t=16$ to 79 $W_t = [(W_{t-3} \text{ XOR } W_{t-8} \text{ XOR } W_{t-14} \text{ XOR } W_{t-16}) \lll 1]$.
11 Element **420** is a 4-input 32-bit XOR function, while **425** is 1-bit left rotate operation (which
12 requires no hard logic to perform) and is the revision to the original SHA specification. The initial
13 hash value **455** (H_0-H_4) is used for the first (or only) M_i of a message, and is the first hash when
14 a system is initialized. The output HASH **460** is the final hash value for each M_i .

15 Fig. 5 shows the generic round structure for SHA-1. The input hash is the five chaining
16 values **A-E 501-505**, and the output hash **A'-E' 510-514**, where **A** is the first (most significant) 32-
17 bit word of the hash value. The 32-bit words W_i **506** and K_i **507** are also inputs. SHA-1 specifies
18 only four K_i constants, one for each F_i . It also specifies two fixed 32-bit left rotate operations **530**
19 and **550**. The nonlinear function **520** is specified as $f_1(X, Y, Z) = [X \text{ AND } Y] \text{ OR } [\sim X \text{ AND } Z]$ for
20 F1, $f_2(X, Y, Z) = X \text{ XOR } Y \text{ XOR } Z$ for F2, $f_3(X, Y, Z) = [X \text{ AND } Y] \text{ OR } [X \text{ AND } Z] \text{ OR } [Y \text{ AND } Z]$
21 for F3, and $f_4(X, Y, Z) = X \text{ XOR } Y \text{ XOR } Z$ for F4. Four 32-bit additions **540-543** are also performed.

22 Fig. 6 shows the generic block structure for SHA-256/38/512. SHA-256 has $t = 64$ rounds,
23 while SHA-384/512 has 80. There is now just one generic round function **F1 640**. Message block
24 processing produces 64 or 80 W_i . M_i is first split, again, into W_0-W_{15} , where each W_i is 32-bits
25 for SHA-256 and 64-bits for SHA-384/512. These W_i are used to create the additional W_i by the
26 plurality of expansion elements **Wexpand 620**. These use functions **625** f_1 and **626** f_2 , which have
27 the generic structure $f_i(W_i) = \text{ROTR}(R_i) \text{ XOR } \text{ROTR}(R_j) \text{ XOR } \text{SHR}(R_k)$. The R variables indicate
28 how many bits input W_i is rotated ($>>>$) or shifted ($>>$) right in each instance. For f_1 the R -tuples
29 are $(R_1, R_2, R_3) = (3|1, 7, 18|8)$ for SHA-256|[384/512], and for f_2 the R -tuples are $(R_4, R_5, R_6) =$
30 $(10|6, 19, 17|61)$. Three 2^b -bit additions **630** are also performed. The W_i are used in ascending order
31 as inputs into the round functions **F1**. The initial hash values **655** are either 32 or 64 bits wide,
32 depending on the algorithm, and are different for each algorithm. The intermediate hashes are
33 computed using all 8 chaining values **A-H**, but for SHA-384-the final hash is just the first 6 chaining
34 values **A-F**, otherwise the algorithms are structurally identical.

35 The generic block structure for **640** is shown in Fig 7. The inputs are the eight chaining
36 values **A-H 701-708**, as well as W_i **709** and K_i **710**, while the output is the hash **A'-H' 750-757**.
37 Unique K_i constants are specified for each round for each algorithm. The nonlinear functions **720-**
38 **723** are $f_1(X, Y, Z) = [X \text{ AND } Y] \text{ OR } [\sim X \text{ AND } Z]$, $f_2(X, Y, Z) = [X \text{ AND } Y] \text{ XOR } [X \text{ AND } Z] \text{ XOR }$
39 $[Y \text{ AND } Z]$, $f_3(X) = \text{ROTR}(S1) \text{ XOR } \text{ROTR}(S2) \text{ XOR } \text{ROTR}(S3)$, and $f_4(X) = \text{ROTR}(S4) \text{ XOR }$
40 $\text{ROTR}(S5) \text{ XOR } \text{ROTR}(S6)$. For SHA-256 and [384/512], these S -tuples are $(S1, S2, S3) = (2|28,$
41 $13|34, 22|39)$ for f_3 and $(S4, S4, S6) = (6|14, 11|18, 25|41)$ for f_4 . Seven 2^b -bit additions **740-746** are
42 also performed, where b is either 32 or 64.

1 Each of these algorithms can be implemented separately as a physical device by constructing
2 the necessary round functions, constant values, and message processing elements, and connecting
3 them as required. The methodology of this invention also enables systems which can perform
4 multiple hash algorithms to be designed with a minimum set of common computational elements.
5 Thus, for example, systems needing both MD5 and SHA-1 (required for the Digital Signature
6 Standard), and/or SHA-256, etc, can be efficiently implemented. This can be accomplished because
7 these algorithms can be decomposed into a few common computational elements which can be used
8 to implement them non-sequentially in a cohesive system architecture.

9 A first step in this process is to identify as many common structures and elements as
10 possible, first at the highest structural level, then down to lower levels. One output of this process
11 is the recognitions that there are only four distinct nonlinear functions which can be shared between
12 MD5 and SHA-1. The functions f_1 and f_2 for MD5 and f_1 or SHA-1 are structurally identical and can
13 be shared. MD5's f_3 and f_2 and f_4 for SHA-1, are also identical. Thus, the four common nonlinear
14 functions can be renamed to $h_1(X, Y, Z) = [X \text{ AND } Y] \text{ OR } [\sim X \text{ AND } Z]$, $h_2(X, Y, Z) = X \text{ XOR } Y \text{ XOR } Z$,
15 $h_3(X, Y, Z) = [X \text{ AND } Y] \text{ OR } [X \text{ AND } Z] \text{ OR } [Y \text{ AND } Z]$, and $h_4(X, Y, Z) = Y \text{ XOR } [\sim Z \text{ OR } X]$.
16 Fig. 8(a) shows these four renamed nonlinear functions.

17 A next step is to identify for which round these nonlinear functions are used. Fig. 8(b) maps
18 the use of each h for each algorithm for different round groups. It shows there are 8 distinct round
19 groupings. For Group 1 h_1 is common to both algorithms, and for Group 4 h_2 is common. For
20 rounds 65-80 (Group 8) only h_2 is used, for SHA-1. For round Groups 2, 3, 5-7, a switching network
21 830 routes the selected output from the nonlinear function pair 820 h_i or 825 h_j , whose inputs are
22 the correctly routed chaining values B, C, and D, to a round function. In 830 h_i and h_j represent the
23 appropriate nonlinear functions for a Group, for MD5 and SHA-1.

24 An additional design partitioning optimization is achieved by removing the (Wi+Ki)
25 additions from the round functions and performing them instead in the message processing block.
26 Fig. 9 shows a new simplified round function 900 which is used to perform both SHA-1 and MD5.
27 The inputs consists of the chaining values A, B, and E, hi 906 (the output of 830), and WKi 907, the
28 (Wi+Ki) sum for the round. The current C and D chaining values are merely renamed and routed
29 for use in the next round, as shown by 900'. The outputs are the new chaining values A'-C' 910-
30 913, though B' is just the renamed A chaining value. A multiplexor 935 selects B or E to be added
31 at 943. The elements 930, 950, and 960 represent the logic to perform the necessary rotate
32 operations for each hash. This round function structure (with the rotates hardwired for each hash)
33 can also produce better delay times when each hash is implemented separately.

34 Fig. 10 is a generic structure to implement both SHA-1 and MD5 in one system. Message
35 block processing now performs the additions of Wi and Ki, along with the creation and multiplexing
36 of the Ki constants. Multiplexor 1015 represents the selection and routing of the Ki constants to the
37 1018 adders for each hash for the first 64 rounds. The last 16 WKi words use KS4 for SHA-1. Now
38 for t total rounds, the WKi 32-bit words 1020 are created and routed to the round functions. Each
39 Gi 1040 performs the number of rounds shown in 8(b), which are implemented with elements 830
40 and 900. For each Gi rounds group the appropriate h_i functions are used in the 830 elements, and
41 the WGi inputs are the required WKi. The system output, selected by multiplexor 1075, will be the
42 A-D chaining values from Group 7 for MD5, or the last A-E chaining values from round 80 when
43 SHA-1 is selected.

1 Design and Performance Issues

2
3 The “best” decomposition and partitioning of an algorithm for implementing as a real device
4 will be determined by several parameters. While this invention describes a non-sequential
5 methodology to make hash devices and systems, which is inherently faster than sequential design
6 methodology, design optimization tradeoffs will still exist and must be recognized to create the best
7 structures to implement. Depending on the performance requirements, some design choices will
8 be better than others for a specific implementing technology and device architecture.

9 Generally though, reducing the length of the input-to-output critical delay path (cdp) through
10 a system is a standard design goal. Reducing the cdp through a system minimizes its total
11 propagation delay (tpd), which maximizes its speed. Thus, a design goal for implementing a real
12 device seeks to make the elements that comprise the cdp to be as physically “small” or “thin” as
13 possible so they can be placed as close together as possible. Also, another goal is to minimize the
14 intra-component wire routing requirements. As device technologies produce physically smaller
15 gates the wiring and routing delays become more dominant, and critical to control.

16 In Fig. 9 the purpose of removing the adder out of the round function was to reduce its size
17 (area), which decreases its cdp length, thus lowering its tpd. This also reduces the input data lines
18 into each round function, enabling them to be placed physically closer together, which reduces the
19 intra-round routing delay, further reducing the tpd of the entire system. Thus in Fig. 10, the
20 components that compute the W_i/W_{K_i} constant values are all logically grouped in one block. When
21 building a real device, these components can then be placed and routed separately from the round
22 function components, which have the highest priority performance routing requirements.

23 The round functions for these hash algorithms have two critical delay paths: the input hash-
24 to-output hash path and the W_i (or W_{K_i})-to-output hash path. For the first round function, the initial
25 hash values are always present before an input block M_i is loaded into the system. Thus, the cdp
26 for the first round is the W_0/W_{K_0} -to-output hash path, because until the propagation delay caused
27 by input W_0/W_{K_0} through the first round logic stabilizes, the output hash will not become stable.
28 Specifically, the A' chaining value will always take the longest time to stabilize for any round.

29 However, after the first round, the cdp through each round will be the input hash-to-output
30 hash path, specifically the A -to- A' path. This occurs because after the first round the W_i/W_{K_i}
31 values for all the other rounds become stable inputs into those round functions before the input hash
32 values becomes stable into those rounds. Thus, the propagation path of the input hash through the
33 round logic, to become a stable output hash value, becomes the cdp. Therefore, a device or system
34 can be fully characterized for performance by measuring the M_i/W_{K_0} -to-last A' propagation delay.
35 The design structure of Fig. 10, then, should be the optimal implementation because it enables
36 physically smaller and thinner round functions and it reduces the wire routing into the rounds.

37 It can be seen from Figs. 6 and 7 it is extremely simple to build a device to implement both
38 SHA-384 and 512. The structures are identical, requiring only the addition of switching components
39 to select the correct constants and rotate/shift parameters for each algorithm.

40 In general, any hash algorithm that can be implemented sequentially can be implemented
41 using the methodology of this invention. This includes a methodology for achieving an “optimum”
42 implementation of a hash algorithm for specific implementing technologies. This invention also
43 presents a structured methodology for implementing multi-hash devices and systems.